mirror of
https://github.com/PaulStoffregen/Tlc5940
synced 2025-06-27 10:27:48 +02:00
40 lines
836 B
C
40 lines
836 B
C
#ifndef TLC_Teensy_xxU4_h
|
|
#define TLC_Teensy_xxU4_h
|
|
|
|
#if DATA_TRANSFER_MODE == TLC_BITBANG
|
|
#error "If you want bitbang mode, insert pin defs here"
|
|
#endif
|
|
|
|
// MOSI (Teensy pin 2) -> SIN (TLC pin 26)
|
|
#define TLC_MOSI_PIN 2
|
|
#define TLC_MOSI_PORT PORTB
|
|
#define TLC_MOSI_DDR DDRB
|
|
|
|
// SCK (Teensy pin 1) -> SCLK (TLC pin 25)
|
|
#define TLC_SCK_PIN 1
|
|
#define TLC_SCK_PORT PORTB
|
|
#define TLC_SCK_DDR DDRB
|
|
|
|
// SS (Teensy pin 0)
|
|
#define TLC_SS_PIN 0
|
|
#define TLC_SS_DDR DDRB
|
|
|
|
// OC1A (Teensy pin 14) -> XLAT (TLC pin 24)
|
|
#define XLAT_PIN 5
|
|
#define XLAT_PORT PORTB
|
|
#define XLAT_DDR DDRB
|
|
|
|
// OC1B (Teensy pin 15) -> BLANK (TLC pin 23)
|
|
#define BLANK_PIN 6
|
|
#define BLANK_PORT PORTB
|
|
#define BLANK_DDR DDRB
|
|
|
|
// OC3A (Teensy pin 9) -> GSCLK (TLC pin 18)
|
|
#define GSCLK_PIN 6
|
|
#define GSCLK_PORT PORTC
|
|
#define GSCLK_DDR DDRC
|
|
#define TLC_TIMER3_GSCLK 1
|
|
|
|
#endif
|
|
|