mirror of
https://github.com/PaulStoffregen/Tlc5940
synced 2025-09-28 02:22:20 +02:00
Add support for Teensy 4
This commit is contained in:
37
pinouts/Teensy_IMXRT.h
Normal file
37
pinouts/Teensy_IMXRT.h
Normal file
@@ -0,0 +1,37 @@
|
||||
#ifndef TLC_Teensy_IMXRT_h
|
||||
#define TLC_Teensy_IMXRT_h
|
||||
|
||||
// bitbang I/O is pretty fast on Teensy 3.1
|
||||
// and avoids SPI sharing problems
|
||||
#ifdef DATA_TRANSFER_MODE
|
||||
#undef DATA_TRANSFER_MODE
|
||||
#endif
|
||||
#define DATA_TRANSFER_MODE TLC_BITBANG
|
||||
|
||||
// Teensy pin 6 -> SIN (TLC pin 26)
|
||||
#define DEFAULT_BB_SIN_PIN 6
|
||||
#define DEFAULT_BB_SIN_PORT 6
|
||||
#define DEFAULT_BB_SIN_DDR 6
|
||||
|
||||
// Teensy pin 7 -> SCLK (TLC pin 25)
|
||||
#define DEFAULT_BB_SCLK_PIN 7
|
||||
#define DEFAULT_BB_SCLK_PORT 7
|
||||
#define DEFAULT_BB_SCLK_DDR 7
|
||||
|
||||
// FTM1_CH0 (Teensy pin 3) -> XLAT (TLC pin 24)
|
||||
#define XLAT_PIN 3
|
||||
#define XLAT_PORT 3
|
||||
#define XLAT_DDR 3
|
||||
|
||||
// FTM1_CH1 (Teensy pin 4) -> BLANK (TLC pin 23)
|
||||
#define BLANK_PIN 2
|
||||
#define BLANK_PORT 2
|
||||
#define BLANK_DDR 2
|
||||
|
||||
// CMTOUT (Teensy pin 5) -> GSCLK (TLC pin 18)
|
||||
#define GSCLK_PIN 5
|
||||
#define GSCLK_PORT 5
|
||||
#define GSCLK_DDR 5
|
||||
|
||||
|
||||
#endif
|
Reference in New Issue
Block a user