mirror of
https://github.com/PaulStoffregen/Tlc5940
synced 2025-09-27 18:12:22 +02:00
Import Tlc5940 version r014_2
This commit is contained in:
38
pinouts/Teensypp_xxx6.h
Normal file
38
pinouts/Teensypp_xxx6.h
Normal file
@@ -0,0 +1,38 @@
|
||||
#ifndef TLC_Teensypp_xxx6_H
|
||||
#define TLC_Teensypp_xxx6_H
|
||||
|
||||
#if DATA_TRANSFER_MODE == TLC_BITBANG
|
||||
#error "If you want bitbang mode, insert pin defs here"
|
||||
#endif
|
||||
|
||||
// MOSI (Teensy++ pin 22) -> SIN (TLC pin 26)
|
||||
#define TLC_MOSI_PIN 2
|
||||
#define TLC_MOSI_PORT PORTB
|
||||
#define TLC_MOSI_DDR DDRB
|
||||
|
||||
// SCK (Teensy++ pin 21) -> SCLK (TLC pin 25)
|
||||
#define TLC_SCK_PIN 1
|
||||
#define TLC_SCK_PORT PORTB
|
||||
#define TLC_SCK_DDR DDRB
|
||||
|
||||
// SS (Teensy++ pin 20)
|
||||
#define TLC_SS_PIN 0
|
||||
#define TLC_SS_DDR DDRB
|
||||
|
||||
// OC1A (Teensy++ pin 25) -> XLAT (TLC pin 24)
|
||||
#define XLAT_PIN 5
|
||||
#define XLAT_PORT PORTB
|
||||
#define XLAT_DDR DDRB
|
||||
|
||||
// OC1B (Teensy++ pin 26) -> BLANK (TLC pin 23)
|
||||
#define BLANK_PIN 6
|
||||
#define BLANK_PORT PORTB
|
||||
#define BLANK_DDR DDRB
|
||||
|
||||
// OC2B (Teensy++ pin 1) -> GSCLK (TLC pin 18)
|
||||
#define GSCLK_PIN 1
|
||||
#define GSCLK_PORT PORTD
|
||||
#define GSCLK_DDR DDRD
|
||||
|
||||
#endif
|
||||
|
Reference in New Issue
Block a user